# EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|---|---|---|---|---|---|---|
| L1 | 128 | 703/13.ccls. and @pd>"20060801" | US-PGPUB; USPAT; EPO; DERWENT | OR | OFF | 2007/04/03 15:30 |
| L2 | 4375 | instruction$1 and translat$4 and execut$4 and simulat$4 and (operating adj system) and (interrupt$1 or exception$1 or trap$1) | US-PGPUB; USPAT; EPO; DERWENT | OR | OFF | 2007/04/03 15:31 |
| L3 | 765 | L2 and (vm or (virtual adj machine)) | US-PGPUB; USPAT; EPO; DERWENT | OR | OFF | 2007/04/03 15:32 |

Google
Scholar BETA

Web    Images    Video    News    Maps    more »

instruction translation execution simulation "op   1951   - 2001         Search

Advanced Scholar Sear
Scholar Preferences
Scholar Help

**Scholar** All articles  Recent articles Results **1 - 10** of about **3,520** for **instruction translation execution simulation** "operat

**All Results**

M Rosenblum

S Herrod

E Witchel

E Bugnion

J Larus

## Complete computer system **simulation**: the SimOS approach - group of 10 »
M Rosenblum, SA Herrod, E Witchel, A Gupta - Parallel & Distributed Technology: Systems & Applications,
..., 1995 - ieeexplore.ieee.org
... Although the direct-**execution** mode is fast, it provides ... uses on-the-fly object code
**translation** to dynamically ... time and a breakdown of **instructions** executed. ...
Cited by 270 - Related Articles - Web Search - BL Direct

## Talisman: fast and accurate multicomputer **simulation** - group of 14 »
RC Bedichek - Proceedings of the 1995 ACM SIGMETRICS joint international ..., 1995 - portal.acm.org
... Most direct **execution** simulators inspect and **translate** all m-
**instructions** before **simulation** begins, ie, statically. ...
Cited by 77 - Related Articles - Web Search - BL Direct

## PicoJava: A Direct **Execution** Engine For Java Bytecode - group of 5 »
H McGhan, MO'Connor - Computer, 1998 - portal.acm.org
... the creation of the bytecode **execution** engine itself ... Executing bytecode **instructions**
in hardware eliminates the need for dynamic **translation**, thus extending ...
Cited by 125 - Related Articles - Web Search - BL Direct

## Embra: fast and flexible machine **simulation** - group of 7 »
E Witchel, M Rosenblum - Proceedings of the 1996 ACM SIGMETRICS international ..., 1996 -
portal.acm.org
... addressspaces.In addition to MMU **translation**, features of ... stop the current flow of
**execution**, and invoke ... Embra needs to support **instructions** for manipulating ...
Cited by 196 - Related Articles - Web Search - BL Direct

## Using the SimOS Machine Simulator to Study Complex Computer Systems - group of 9 »
M ROSENBLUM, E BUGNION, S DEVINE, SA HERROD - ACM Transactions on Modeling and Computer
**Simulation**, 1997 - portal.acm.org
... of the actual interleaving of the **instructions** executed ... Direct **execution** was frequently
used to position the workloads ... in favor of the binary **translation** approach ...
Cited by 230 - Related Articles - Web Search - BL Direct

## Superscalar **instruction execution** in the 21164 Alpha microprocessor - group of 5 »
JH Edmondson, P Rubinfeld, R Preston, V ... - Micro, IEEE, 1995 - ieeexplore.ieee.org
... in the memory unit and a 48 entry **instruction translation** buffer in the **instruction**
unit. ... The integer and floating-point **execution** units are 6's- hits wide ...
Cited by 87 - Related Articles - Web Search - BL Direct

## EEL: machine-independent executable editing - group of 9 »
JR Larus, E Schnarr - Proceedings of the ACM SIGPLAN 1995 conference on ..., 1995 - portal.acm.org
... a solution to the **instruction**-set compatibility ... **translation** provides machines with
the operations necessary ... edit executable to record **execution** frequencies or ...
Cited by 334 - Related Articles - Web Search - BL Direct

## DAISY: dynamic compilation for 100% architectural compatibility - group of 21 »
K Ebcioğlu, ER Altman - ACM SIGARCH Computer Architecture News, 1997 - portal.acm.org
... it executes a return- from- interrupt **instruction** which rcsumcs **execution** of the
interrupted code at the **translation** of the interrupted **instruction**. ...
Cited by 233 - Related Articles - Web Search - BL Direct

## Some efficient architecture **simulation** techniques - group of 14 »
R Bedichek - Winter 1990 Usenix Conference, 1990 - xsim.com

**IEEE Xplore®** RELEASE 2.3

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE        SEARCH        IEEE XPLORE GUIDE        SUPPORT

Results for "((Instruction<and>translation<and>execution<and>simulation<and>operating sys..."

Your search matched **192** of **1532162** documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

✉ e-mail  🖨 printer friendly

» Search Options

View Session History

New Search

**Modify Search**

((instruction<and>translation<and>execution<and>simulation<and>operating system]    **Search >**

☐ Check to search only within this results set

Display Format:        ◉ Citation        ○ Citation & Abstract

» Key

| | |
|---|---|
| IEEE JNL | IEEE Journal or Magazine |
| IET JNL | IET Journal or Magazine |
| IEEE CNF | IEEE Conference Proceeding |
| IET CNF | IET Conference Proceeding |
| IEEE STD | IEEE Standard |

**view selected items**    Select All  Deselect All

View: **1-25** | 26-50 | 51-75 | 76-100

☐ 1. **IEEE standard computer dictionary. A compilation of IEEE standard computer glossaries**
18 Jan. 1991

AbstractPlus | Full Text: PDF(14764 KB)    IEEE STD

☐ 2. **Complete computer system simulation: the SimOS approach**
Rosenblum, M.; Herrod, S.A.; Witchel, E.; Gupta, A.;
Parallel & Distributed Technology: Systems & Applications, IEEE [see also IEEE Concurrency]
Volume 3, Issue 4, Winter 1995 Page(s):34 - 43
Digital Object Identifier 10.1109/88.473612

AbstractPlus | References | Full Text: PDF(976 KB)    IEEE JNL
Rights and Permissions

☐ 3. **Abstracts of Current Computer Literature**
Computers, IEEE Transactions on
Volume C-19, Issue 12, Dec. 1970 Page(s):1229 - 1297

AbstractPlus | Full Text: PDF(18704 KB)    IEEE JNL
Rights and Permissions

☐ 4. **Uniprocessor virtual memory without TLBs**
Jacob, B.; Mudge, T.;
Computers, IEEE Transactions on
Volume 50, Issue 5, May 2001 Page(s):482 - 499
Digital Object Identifier 10.1109/12.926161

AbstractPlus | References | Full Text: PDF(696 KB)    IEEE JNL
Rights and Permissions

☐ 5. **Synthesis of software programs for embedded control applications**
Balarin, F.; Chiodo, M.; Giusto, P.; Hsieh, H.; Jurecska, A.; Lavagno, L.; Sangiovanni-Vincentelli, A.; Sentovich, E.M.;
Suzuki, K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 6, June 1999 Page(s):834 - 849
Digital Object Identifier 10.1109/43.766731

AbstractPlus | References | Full Text: PDF(240 KB)    IEEE JNL
Rights and Permissions

☐ 6. **Modular Minicomputers Using Microprocessors**
Arulpragasam, J.A.; Giggi, R.A.; Lary, R.F.; Sullivan, D.T.; Chin-Chang Wu;
Solid-State Circuits, IEEE Journal of
Volume 15, Issue 1, Feb 1980 Page(s):85 - 96

AbstractPlus | Full Text: PDF(1664 KB)    IEEE JNL
Rights and Permissions

☐ 7. **Developing the AMD-K5 architecture**

Published before January 2002
Terms used
**instruction translation simulation execution operating system**

Found **1,901** of **127,530**

**1  Embra: fast and flexible machine simulation**
◆ Emmett Witchel, Mendel Rosenblum
May 1996  **ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems SIGMETRICS '96**, Volume 24 Issue 1
**Publisher:** ACM Press

Full text available: 📄 pdf(1.83 MB)     Additional Information: full citation, abstract, references, citings, index terms

This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simulation environment, Embra models the processors of a MIPS R3000/R4000 machine faithfully enough to run a commercial operating system and arbitrary user applications. To achieve high simulation speed, Embra uses dynamic binary translation to generate code sequences which simulate the workload. It is the first machine simu ...

**2  Performance of the VAX-11/780 translation buffer: simulation and measurement**
◆ Douglas W. Clark, Joel S. Emer
February 1985  **ACM Transactions on Computer Systems (TOCS)**, Volume 3 Issue 1
**Publisher:** ACM Press

Full text available: 📄 pdf(2.36 MB)     Additional Information: full citation, abstract, references, citings, index terms

A virtual-address translation buffer (TB) is a hardware cache of recently used virtual-to-physical address mappings. The authors present the results of a set of measurements and simulations of translation buffer performance in the VAX-11/780. Two different hardware monitors were attached to VAX-11/780 computers, and translation buffer behavior was measured. Measurements were made under normal time-sharing use and while running reproducible synthetic time-sharing work loads. Reported measure ...

**3  Efficient instruction cache simulation and execution profiling with a threaded-code interpreter**
◆ Peter S. Magnusson
December 1997  **Proceedings of the 29th conference on Winter simulation WSC '97**
**Publisher:** ACM Press, IEEE Computer Society
Full text available: 📄 pdf(912.22 KB)   Additional Information: full citation, references, index terms

**4  Trace-driven memory simulation: a survey**
◆ Richard A. Uhlig, Trevor N. Mudge
June 1997  **ACM Computing Surveys (CSUR)**, Volume 29 Issue 2